Gate sizing to radiation harden combinational logic 论文
2005IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems引用 338
Radiation Effects in ElectronicsLow-power high-performance VLSI designVLSI and Analog Circuit Testing
Gate sizing to radiation harden combinational logic · 相关技术
暂无数据