[{"_1":2,"_3":-5,"_4":-5},"loaderData",{"_5":6,"_7":8,"_9":10},"actionData","errors","root",{"_264":265},"routes/_layout",{"_11":184},"routes/entity.$type.$id",{"_11":12,"_13":14,"_15":16,"_17":18,"_19":20,"_21":22,"_23":24,"_25":26,"_27":28},"dehydratedState",{"_74":75,"_76":77},"type","paper","id","paper_W2083637347","section","articles","entity",{"_15":16,"_29":30,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":38,"_39":-5,"_40":41,"_42":43,"_44":45,"_46":47,"_48":-5,"_49":50,"_51":30,"_52":53,"_54":55,"_56":57,"_58":59,"_60":61,"_62":-5,"_63":64,"_65":66,"_67":68,"_69":30,"_70":-5},"canonical","https://www.hugmap.com/entity/paper/paper_W2083637347/articles","siteBaseUrl","https://www.hugmap.com","sectionCount",0,"jsonLd","{\"@context\":\"https://schema.org\",\"@graph\":[{\"name\":\"Multilevel k‐way Hypergraph Partitioning\",\"url\":\"https://www.hugmap.com/entity/paper/paper_W2083637347/articles\",\"@type\":\"ScholarlyArticle\",\"headline\":\"Multilevel k‐way Hypergraph Partitioning\",\"datePublished\":\"1999-12-01\",\"isPartOf\":{\"@type\":\"Periodical\",\"name\":\"VLSI design\"}},{\"@type\":\"CollectionPage\",\"name\":\"Multilevel k‐way Hypergraph Partitioning 相关文章\",\"description\":\"Multilevel k‐way Hypergraph Partitioning 在 HugMap 中的相关文章，含结构化关联信息与详情链接。\",\"url\":\"https://www.hugmap.com/entity/paper/paper_W2083637347/articles\",\"inLanguage\":\"zh-CN\"},{\"@type\":\"BreadcrumbList\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"首页\",\"item\":\"https://www.hugmap.com/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"论文\",\"item\":\"https://www.hugmap.com/search?type=paper\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Multilevel k‐way Hypergraph Partitioning\",\"item\":\"https://www.hugmap.com/entity/paper/paper_W2083637347\"},{\"@type\":\"ListItem\",\"position\":4,\"name\":\"相关文章\",\"item\":\"https://www.hugmap.com/entity/paper/paper_W2083637347/articles\"}]}]}","name","Multilevel k‐way Hypergraph Partitioning","nameZh","aliases","description","descriptionZh","status","active","externalIds","{\"openalex\":\"W2083637347\",\"doi\":\"10.1155/2000/19436\"}","properties","source","openalex","createdAt","2026-05-22T07:06:34.198704927","updatedAt","2026-05-22T07:06:34.198706905","doi","10.1155/2000/19436","arxivId","openalexId","W2083637347","title","abstractText","In this paper, we present a new multilevel k ‐way hypergraph partitioning algorithm that substantially outperforms the existing state‐of‐the‐art K‐PM/LR algorithm for multi‐way partitioning, both for optimizing local as well as global objectives. Experiments on the ISPD98 benchmark suite show that the partitionings produced by our scheme are on the average 15% to 23% better than those produced by the K‐PM/LR algorithm, both in terms of the hyperedge cut as well as the ( K – 1) metric. Furthermore, our algorithm is significantly faster, requiring 4 to 5 times less time than that required by K‐PM/LR.","publishedDate","1999-12-01","publishedYear",1999,"venue","VLSI design","citationCount",257,"authors","keywords",[71,72,73],"pdfUrl","https://downloads.hindawi.com/archive/2000/019436.pdf","topVenue",false,"displayName","displayDescription","VLSI and FPGA Design Techniques","Embedded Systems Design Techniques","Interconnection Networks and Systems","mutations",[],"queries",[78],{"_79":80,"_81":82,"_83":84,"_85":86},"dehydratedAt",1782302091490,"state",{"_88":89,"_90":91,"_92":80,"_93":-5,"_94":26,"_95":26,"_96":26,"_97":-5,"_98":-5,"_99":68,"_35":100,"_101":102},"queryKey",[87,19,14,16],"queryHash","[\"portal\",\"entity\",\"paper\",\"paper_W2083637347\"]","portal","data",{"_19":20,"_103":104,"_105":106,"_107":108,"_18":109,"_110":111,"_62":112},"dataUpdateCount",1,"dataUpdatedAt","error","errorUpdateCount","errorUpdatedAt","fetchFailureCount","fetchFailureReason","fetchMeta","isInvalidated","success","fetchStatus","idle","entityType","Paper","taxonomies",[151,152,153],"events",[],[],"technologies",[136],[113,114],{"_15":130,"_29":131,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":132,"_39":-5,"_40":41,"_42":133,"_44":134,"_120":135,"_51":-5,"_122":-5,"_123":-5,"_124":-5,"_60":-5,"_125":-5,"_126":-5,"_127":-5,"_128":-5,"_129":-5,"_69":131,"_70":-5},{"_15":115,"_29":116,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":117,"_39":-5,"_40":41,"_42":118,"_44":119,"_120":121,"_51":-5,"_122":-5,"_123":-5,"_124":-5,"_60":-5,"_125":-5,"_126":-5,"_127":-5,"_128":-5,"_129":-5,"_69":116,"_70":-5},"person_A5082384108","George Karypis","{\"openalex\":\"A5082384108\",\"orcid\":\"0000-0003-2753-1437\"}","2026-05-14T00:51:53.388963517","2026-05-23T09:21:28.188612234","orcid","0000-0003-2753-1437","affiliation","researchArea","paperCount","homepage","linkedin","twitter","github","hindex","person_A5040319974","Vipin Kumar","{\"openalex\":\"A5100645812\",\"orcid\":\"0000-0002-9040-2665\"}","2026-05-20T21:05:11.181360253","2026-05-23T05:48:43.207855481","0000-0002-9040-2665",{"_15":137,"_29":73,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":138,"_39":-5,"_40":139,"_42":140,"_44":141,"_142":143,"_144":145,"_146":-5,"_147":148,"_149":-5,"_124":-5,"_150":-5,"_69":73,"_70":-5},"tech_oa_T10829","{\"taxonomy_id\":\"tax_rd_T10829\"}","openalex_topics","2026-05-17T09:00:38.208291616","2026-05-17T09:00:38.208293758","techType","architecture","domain","Physical Sciences","proposedYear","maturityLevel","growing","wikipediaUrl","patentCount",{"_15":178,"_29":71,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":179,"_39":-5,"_40":41,"_42":180,"_44":181,"_158":159,"_160":-5,"_161":162,"_163":182,"_165":183,"_167":26,"_168":169,"_170":26,"_171":-5,"_69":71,"_70":-5},{"_15":172,"_29":72,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":173,"_39":-5,"_40":41,"_42":174,"_44":175,"_158":159,"_160":-5,"_161":162,"_163":176,"_165":177,"_167":26,"_168":169,"_170":26,"_171":-5,"_69":72,"_70":-5},{"_15":154,"_29":73,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":155,"_39":-5,"_40":41,"_42":156,"_44":157,"_158":159,"_160":-5,"_161":162,"_163":164,"_165":166,"_167":26,"_168":169,"_170":26,"_171":-5,"_69":73,"_70":-5},"tax_rd_T10829","{\"openalex_topic\":\"T10829\"}","2026-05-14T01:23:22.423188104","2026-05-23T12:10:53.229212551","taxonomyType","RESEARCH_DOMAIN","code","level",3,"parentId","tax_rd_1705","path","Physical Sciences/Computer Science/Computer Networks and Communications/Interconnection Networks and Systems","sortOrder","isLeaf",true,"entityCount","children","tax_rd_T10904","{\"openalex_topic\":\"T10904\"}","2026-05-14T00:51:06.246781111","2026-05-23T12:37:59.225787403","tax_rd_1708","Physical Sciences/Computer Science/Hardware and Architecture/Embedded Systems Design Techniques","tax_rd_T11522","{\"openalex_topic\":\"T11522\"}","2026-05-14T00:28:35.216979588","2026-05-23T12:29:53.195997631","tax_rd_2208","Physical Sciences/Engineering/Electrical and Electronic Engineering/VLSI and FPGA Design Techniques",{"_74":185,"_76":186},[],[187],{"_79":188,"_81":189,"_83":190,"_85":191},1782302089603,{"_88":193,"_90":91,"_92":188,"_93":-5,"_94":26,"_95":26,"_96":26,"_97":-5,"_98":-5,"_99":68,"_35":100,"_101":102},[87,192],"[\"portal\",\"industries\"]","industries",[194,195,196,197,198,199,200,201,202,203,204,205],{"_15":257,"_29":258,"_31":-5,"_32":259,"_33":260,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":261,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":258,"_70":260},{"_15":253,"_29":254,"_31":-5,"_32":-5,"_33":255,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":256,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":254,"_70":255},{"_15":247,"_29":248,"_31":-5,"_32":249,"_33":250,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":251,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":248,"_70":250},{"_15":243,"_29":244,"_31":-5,"_32":-5,"_33":245,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":246,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":244,"_70":245},{"_15":239,"_29":240,"_31":-5,"_32":-5,"_33":241,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":242,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":240,"_70":241},{"_15":233,"_29":234,"_31":-5,"_32":235,"_33":236,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":237,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":234,"_70":236},{"_15":229,"_29":230,"_31":-5,"_32":-5,"_33":231,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":232,"_167":26,"_168":169,"_170":26,"_171":-5,"_69":230,"_70":231},{"_15":225,"_29":226,"_31":-5,"_32":-5,"_33":227,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":228,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":226,"_70":227},{"_15":221,"_29":222,"_31":-5,"_32":-5,"_33":223,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":224,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":222,"_70":223},{"_15":217,"_29":218,"_31":-5,"_32":-5,"_33":219,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":220,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":218,"_70":219},{"_15":213,"_29":214,"_31":-5,"_32":-5,"_33":215,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":216,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":214,"_70":215},{"_15":206,"_29":207,"_31":-5,"_32":-5,"_33":208,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":209,"_42":-5,"_44":-5,"_158":210,"_160":-5,"_161":91,"_163":211,"_165":212,"_167":26,"_168":68,"_170":26,"_171":-5,"_69":207,"_70":208},"tax_ind_smartphone","智能手机","Smartphone","manual","INDUSTRY","tax_ind_root","科技行业/智能手机","tax_ind_robot","机器人","Robotics","科技行业/机器人","tax_ind_wearable","智能穿戴","Smart Wearables","科技行业/智能穿戴","tax_ind_energy","新能源与智能制造","New Energy & Smart Manufacturing","科技行业/新能源与智能制造","tax_ind_biotech","生物科技","Biotech","科技行业/生物科技","tax_ind_quantum","量子计算","Quantum Computing","科技行业/量子计算","tax_ind_blockchain","区块链",[238],"Blockchain","科技行业/区块链","Web3","tax_ind_enterprise","企业软件","Enterprise Software","科技行业/企业软件","tax_ind_security","网络安全","Cybersecurity","科技行业/网络安全","tax_ind_semi","半导体",[252],"Semiconductor","科技行业/半导体","芯片","tax_ind_cloud","云计算","Cloud Computing","科技行业/云计算","tax_ind_ai","人工智能",[262,263],"Artificial Intelligence","科技行业/人工智能","AI","AI 技术","env",{"_266":24},"SITE_BASE_URL"]

Multilevel <i>k</i>‐way Hypergraph Partitioning 论文

Multilevel <i>k</i>‐way Hypergraph Partitioning · 相关文章