Constraint-based watermarking techniques for design IP protection 论文

2001IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems引用 222
DOI
Physical Unclonable Functions (PUFs) and Hardware SecurityVLSI and Analog Circuit TestingAdvancements in Photolithography Techniques
VLSI and Analog Circuit TestingPhysical Unclonable Functions (PUFs) and Hardware SecurityAdvancements in Photolithography Techniques
关系图谱

Constraint-based watermarking techniques for design IP protection · 相关技术

暂无数据