A generic architecture for on-chip packet-switched interconnections 论文

2002Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)引用 317
DOI
Interconnection Networks and SystemsParallel Computing and Optimization TechniquesEmbedded Systems Design Techniques
Parallel Computing and Optimization TechniquesEmbedded Systems Design TechniquesInterconnection Networks and Systems
相关技术:Interconnection Networks and SystemsParallel Computing and Optimization Techniques
关系图谱

A generic architecture for on-chip packet-switched interconnections · 相关事件

暂无数据