[{"_1":2,"_3":-5,"_4":-5},"loaderData",{"_5":6,"_7":8,"_9":10},"actionData","errors","root",{"_248":249},"routes/_layout",{"_11":158},"routes/entity.$type.$id",{"_11":12,"_13":14,"_15":16,"_17":18,"_19":20,"_21":22,"_23":24,"_25":26,"_27":28},"dehydratedState",{"_59":60,"_61":62},"type","person","id","person_A5113526607","section","patents","entity",{"_15":16,"_29":30,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":38,"_39":-5,"_40":41,"_42":43,"_44":45,"_46":-5,"_47":-5,"_48":-5,"_49":-5,"_50":-5,"_51":-5,"_52":-5,"_53":-5,"_54":-5,"_55":-5,"_56":-5,"_57":30,"_58":-5},"canonical","https://www.hugmap.com/entity/person/person_A5113526607/patents","siteBaseUrl","https://www.hugmap.com","sectionCount",0,"jsonLd","{\"@context\":\"https://schema.org\",\"@graph\":[{\"name\":\"Shih‐Lien L. Lu\",\"url\":\"https://www.hugmap.com/entity/person/person_A5113526607/patents\",\"@type\":\"Person\",\"jobTitle\":null},{\"@type\":\"CollectionPage\",\"name\":\"Shih‐Lien L. Lu 相关专利\",\"description\":\"Shih‐Lien L. Lu 在 HugMap 中的相关专利，含结构化关联信息与详情链接。\",\"url\":\"https://www.hugmap.com/entity/person/person_A5113526607/patents\",\"inLanguage\":\"zh-CN\"},{\"@type\":\"BreadcrumbList\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"首页\",\"item\":\"https://www.hugmap.com/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"人物\",\"item\":\"https://www.hugmap.com/search?type=person\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Shih‐Lien L. Lu\",\"item\":\"https://www.hugmap.com/entity/person/person_A5113526607\"},{\"@type\":\"ListItem\",\"position\":4,\"name\":\"相关专利\",\"item\":\"https://www.hugmap.com/entity/person/person_A5113526607/patents\"}]}]}","name","Shih‐Lien L. Lu","nameZh","aliases","description","descriptionZh","status","active","externalIds","{\"openalex\":\"A5113526607\"}","properties","source","openalex","createdAt","2026-05-22T03:59:52.495291333","updatedAt","2026-05-22T03:59:52.495294065","orcid","title","affiliation","researchArea","paperCount","citationCount","homepage","linkedin","twitter","github","hindex","displayName","displayDescription","mutations",[],"queries",[63],{"_64":65,"_66":67,"_68":69,"_70":71},"dehydratedAt",1780492513000,"state",{"_73":74,"_75":76,"_77":65,"_78":-5,"_79":26,"_80":26,"_81":26,"_82":-5,"_83":-5,"_84":85,"_35":86,"_87":88},"queryKey",[72,19,14,16],"queryHash","[\"portal\",\"entity\",\"person\",\"person_A5113526607\"]","portal","data",{"_19":20,"_89":90,"_91":92,"_93":94,"_95":96,"_97":98,"_18":99,"_100":101},"dataUpdateCount",1,"dataUpdatedAt","error","errorUpdateCount","errorUpdatedAt","fetchFailureCount","fetchFailureReason","fetchMeta","isInvalidated",false,"success","fetchStatus","idle","entityType","Person","taxonomies",[],"papers",[130],"companies",[102],"events",[],[],"articles",[],{"_15":103,"_29":104,"_31":-5,"_32":105,"_33":106,"_34":-5,"_35":36,"_37":-5,"_39":107,"_40":108,"_42":109,"_44":110,"_111":112,"_113":114,"_115":116,"_117":118,"_119":120,"_121":-5,"_122":-5,"_123":-5,"_124":125,"_126":-5,"_127":-5,"_128":-5,"_57":104,"_58":106},"003201b8-a305-468f-a3cb-a4712795e4ff","Intel",[129],"Intel Corporation is an American multinational technology company headquartered in Santa Clara, California. It designs, manufactures, and sells computer components such as central processing units (CPUs) and related products for business and consumer markets. Intel was the world's third-largest semiconductor chip manufacturer by revenue in 2024 and has been included in the Fortune 500 list of the largest United States corporations by revenue since 2007. It was one of the first companies listed on Nasdaq.","{\"organizationType\":\"COMMERCIAL\"}","graphrag,graphrag,openalex","2026-06-02T23:34:17.641337022","2026-06-02T23:34:17.641339274","companyType","COMPANY","foundedDate","1968-07-18","headquarters","Santa Clara","country","United States","employeeCount",121100,"fundingStage","totalFunding","valuation","website","https://www.intel.com","stockSymbol","uscc","crunchbaseUrl","Intel (United Kingdom)",{"_15":131,"_29":132,"_31":-5,"_32":-5,"_33":-5,"_34":-5,"_35":36,"_37":133,"_39":-5,"_40":41,"_42":134,"_44":135,"_136":137,"_138":-5,"_139":140,"_47":132,"_141":142,"_143":144,"_145":146,"_147":148,"_51":149,"_150":-5,"_151":152,"_153":-5,"_154":85,"_57":132,"_58":-5},"paper_W2015917466","A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance","{\"openalex\":\"W2015917466\",\"doi\":\"10.1109/jssc.2010.2089657\"}","2026-05-22T03:59:51.458116451","2026-05-22T03:59:51.458118336","doi","10.1109/jssc.2010.2089657","arxivId","openalexId","W2015917466","abstractText","A 45 nm microprocessor core integrates resilient error-detection and recovery circuits to mitigate the clock frequency (F _CLK ) guardbands for dynamic parameter variations to improve throughput and energy efficiency. The core supports two distinct error-detection designs, allowing a direct comparison of the relative trade-offs. The first design embeds error-detection sequential (EDS) circuits in critical paths to detect late timing transitions. In addition to reducing the Fclk guardbands for dynamic variations, the embedded EDS design can exploit path-activation rates to operate the microprocessor faster than infrequently-activated critical paths. The second error-detection design offers a less-intrusive approach for dynamic timing-error detection by placing a tunable replica circuit (TRC) per pipeline stage to monitor worst-case delays. Although the TRCs require a delay guardband to ensure the TRC delay is always slower than critical-path delays, the TRC design captures most of the benefits from the embedded EDS design with less implementation overhead. Furthermore, while core min-delay constraints limit the potential benefits of the embedded EDS design, a salient advantage of the TRC design is the ability to detect a wider range of dynamic delay variation, as demonstrated through low supply voltage (V _CC ) measurements. Both error-detection designs interface with error-recovery techniques, enabling the detection and correction of timing errors from fast-changing variations such as high-frequency V _CC droops. The microprocessor core also supports two separate error-recovery techniques to guarantee correct execution even if dynamic variations persist. The first technique requires clock control to replay errant instructions at 1/2F _CLK . In comparison, the second technique is a new multiple-issue instruction replay design that corrects errant instructions with a lower performance penalty and without requiring clock control. Silicon measurements demonstrate that resilient circuits enable a 41% throughput gain at equal energy or a 22% energy reduction at equal throughput, as compared to a conventional design when executing a benchmark program with a 10% V _CC droop. In addition, the microprocessor includes a new adaptive clock control circuit that interfaces with the resilient circuits and a phase-locked loop (PLL) to track recovery cycles and adapt to persistent errors by dynamically changing Fclk f°Γ maximum efficiency.","publishedDate","2010-12-10","publishedYear",2010,"venue","IEEE Journal of Solid-State Circuits",264,"authors","keywords",[155,156,157],"pdfUrl","topVenue","Low-power high-performance VLSI design","VLSI and Analog Circuit Testing","Radiation Effects in Electronics",{"_59":159,"_61":160},[],[161],{"_64":162,"_66":163,"_68":164,"_70":165},1780492512292,{"_73":167,"_75":76,"_77":162,"_78":-5,"_79":26,"_80":26,"_81":26,"_82":-5,"_83":-5,"_84":85,"_35":86,"_87":88},[72,166],"[\"portal\",\"industries\"]","industries",[168,169,170,171,172,173,174,175,176,177,178,179],{"_15":241,"_29":242,"_31":-5,"_32":243,"_33":244,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":245,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":242,"_58":244},{"_15":237,"_29":238,"_31":-5,"_32":-5,"_33":239,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":240,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":238,"_58":239},{"_15":231,"_29":232,"_31":-5,"_32":233,"_33":234,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":235,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":232,"_58":234},{"_15":227,"_29":228,"_31":-5,"_32":-5,"_33":229,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":230,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":228,"_58":229},{"_15":223,"_29":224,"_31":-5,"_32":-5,"_33":225,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":226,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":224,"_58":225},{"_15":217,"_29":218,"_31":-5,"_32":219,"_33":220,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":221,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":218,"_58":220},{"_15":212,"_29":213,"_31":-5,"_32":-5,"_33":214,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":215,"_192":26,"_193":216,"_194":26,"_195":-5,"_57":213,"_58":214},{"_15":208,"_29":209,"_31":-5,"_32":-5,"_33":210,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":211,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":209,"_58":210},{"_15":204,"_29":205,"_31":-5,"_32":-5,"_33":206,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":207,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":205,"_58":206},{"_15":200,"_29":201,"_31":-5,"_32":-5,"_33":202,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":203,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":201,"_58":202},{"_15":196,"_29":197,"_31":-5,"_32":-5,"_33":198,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":199,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":197,"_58":198},{"_15":180,"_29":181,"_31":-5,"_32":-5,"_33":182,"_34":-5,"_35":36,"_37":-5,"_39":-5,"_40":183,"_42":-5,"_44":-5,"_184":185,"_186":-5,"_187":76,"_188":189,"_190":191,"_192":26,"_193":85,"_194":26,"_195":-5,"_57":181,"_58":182},"tax_ind_smartphone","智能手机","Smartphone","manual","taxonomyType","INDUSTRY","code","level","parentId","tax_ind_root","path","科技行业/智能手机","sortOrder","isLeaf","entityCount","children","tax_ind_robot","机器人","Robotics","科技行业/机器人","tax_ind_wearable","智能穿戴","Smart Wearables","科技行业/智能穿戴","tax_ind_energy","新能源与智能制造","New Energy & Smart Manufacturing","科技行业/新能源与智能制造","tax_ind_biotech","生物科技","Biotech","科技行业/生物科技","tax_ind_quantum","量子计算","Quantum Computing","科技行业/量子计算",true,"tax_ind_blockchain","区块链",[222],"Blockchain","科技行业/区块链","Web3","tax_ind_enterprise","企业软件","Enterprise Software","科技行业/企业软件","tax_ind_security","网络安全","Cybersecurity","科技行业/网络安全","tax_ind_semi","半导体",[236],"Semiconductor","科技行业/半导体","芯片","tax_ind_cloud","云计算","Cloud Computing","科技行业/云计算","tax_ind_ai","人工智能",[246,247],"Artificial Intelligence","科技行业/人工智能","AI","AI 技术","env",{"_250":24},"SITE_BASE_URL"]

Shih‐Lien L. Lu 人物

Shih‐Lien L. Lu · 相关专利