Automatic symbolic verification of embedded systems 论文

1996IEEE Transactions on Software Engineering引用 491
DOI
Formal Methods in VerificationEmbedded Systems Design TechniquesReal-Time Systems Scheduling
Formal Methods in VerificationEmbedded Systems Design TechniquesReal-Time Systems Scheduling
相关技术:Formal Methods in Verification
关系图谱

Automatic symbolic verification of embedded systems · 相关事件

暂无数据