X-Compact: An Efficient Response Compaction Technique 论文

2004IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems引用 220
VLSI and Analog Circuit TestingIntegrated Circuits and Semiconductor Failure AnalysisRadiation Effects in Electronics

摘要

X-Compact is an X-tolerant test response compaction technique. It enables up to exponential reduction in the test response data volume and the number of pins required to collect test response from a chip. The compaction hardware requires negligible area, does not add any extra delay during normal operation, guarantees detection of defective chips even in the presence of unknown logic values (often referred to as X's), and preserves diagnosis capabilities for most practical scenarios. The technique has minimum impact on current design and test flows, and can be used to reduce test time, test-data volume, test-input/output pins and tester channels, and also to improve test quality.

相关技术

暂无数据

相关事件

暂无数据

相关文章

暂无数据