An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS 论文

2008IEEE Journal of Solid-State Circuits引用 627
DOI
Interconnection Networks and SystemsParallel Computing and Optimization TechniquesEmbedded Systems Design Techniques
Parallel Computing and Optimization TechniquesEmbedded Systems Design TechniquesInterconnection Networks and Systems
相关技术:Parallel Computing and Optimization TechniquesInterconnection Networks and Systems
关系图谱

An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS · 相关文章

暂无数据